


Description

The DM4080 is a high-speed Cascaded T-type flip-flop clock divider fabricated using 1 μ m HBT GaAs technology. Each T flip-flop consists of a master-slave latch, closed-in feedback, and is designed using an ECL topology in order to guarantee high-speed operation. The data input may be either AC or DC coupled, the output is DC coupled. At the input side the internal 50-ohm resistors avoid the need for external terminations for impedance matching. The DM4080 uses SCFL I/O levels and is designed to allow for either single-ended or differential data input/output.


The divided by 2 and divided by 4 output are available at the same time. An additional divided by 4 echo is also provided. This topology makes DM4080 suitable for 2:1 and 4:1 mux selector drivers and clock dividers.



Features

- Maximum clock frequency as clock divider: 12.5 GHz
- 900 mVpp typical single-ended output
- Input sensitivity: Single ended input >300 mV
- Jitter RMS: <1.2 ps
- Output rise time (20% - 80%): <27 ps
- Output fall time (20% - 80%): <24 ps
- DC or AC coupled data input
- 50-ohm matched DC-coupled data output
- Differential or single-ended inputs
- Full SCFL I/O level compatibility
- Power consumption: 1.3 W(@ -5V)
- Available in 5mm QFN Package or die

Device Diagram





DM4080

12.5 GHz GaAs MMIC

:2 and :4 Clock Divider

(Preliminary Information)

Absolute Maximum Ratings

Stresses in excess of those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those indicated in the operational section of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameters/conditions	Min.	Max	Units
Vee	Power supply voltage	-5.5	0	V
VDH	Data/clock input voltage level, high level	-1.2	1.2	V
VDL	Data/clock input voltage level, low level	-1.2	1.2	V
Ta	Operating temperature range – die	-15	125	°C
Tstg	Storage temperature	-65	150	°C

Recommended Operational Conditions

Symbol	Parameters/conditions	Min.	Typ	Max	Units
Ta	Operating temperature range – die	0		85	°C
Vee	Power supply voltage		-5.2		V
VDH	Data/clock input voltage level, high level (single ended)	-0.1	0		V
VDL	Data/clock input voltage level, low level (single ended)	-0.6	-0.9		V
Vindc	DC input voltage (with DC-coupled input)	-0.3	-0.45		V
Vipp	Data/clock input voltage level (single-Ended peak to peak)		0.5		V

Electrical Characteristics


1. Electrical characteristics at ambient temperature.
 2. In case of single-ended input, the unused ones must be tied to Vindc which must be set close to the mean value of the used one.
 3. Power up state is not guaranteed
 4. Duty cycle 50%. Asymmetrical duty cycle may reduce maximum toggling frequency. 10.7 GHz to 12.5 GHz input working clock rate is possible tolerating additional jitter degradations.

Symbol	Parameters	Min	Typ	Max	Units
Vee	Power supply voltage	-5.45	-5.2	-4.85	V
VDH	Data/clock input voltage level, high level (single ended)	-0.5	0.25	0.5	V
VDL	Data/clock input voltage level, low level (single ended)	-1	-0.25	0	V
Vindiffpp	Data/clock input voltage level differential peak to peak	0.50	1.0	1.8	
Vindc	DC input voltage (with DC-coupled input) ⁽²⁾	-0.75	0	0.25	V
VQH	Data output voltage amplitude high (CLKDx)	-0.05	0	0	V
VQL	Data output voltage amplitude low (CLKDx)	-0.95	-0.9	-0.85	V
Tr	Output rise time (20% - 80%)		27		ps
Tf	Output fall time (20% - 80%)		24		ps
Tdl	Input to data output/2 delay	120	130	150	ps
FMAx	Clock frequency As a clock divider ⁽⁴⁾	0	12.5	14	GHz

Electrical Characteristics (cont.)


Symbol	Parameters	Min	Typ	Max	Units
RMAx	Input data rate ⁽⁴⁾	0	12.5	13	GHz
RLin	Minimum input return loss (up to 15 GHz)		20		dB
RLout	Minimum output return loss (up to 15 GHz)		5.5		dB
MPW	Minimum pulse width		40		ps
Jpp	Peak to peak jitter	7	8	9	ps
Jrms	RMS jitter		1.3		ps
Ic	Power supply current		260		mA
Pd	Power dissipation		1.4		W

Eye Diagram Performance




Test board measurement
 VEE: -5.2 V RZ input rate: 12.5 GHz
 Single-ended data input (0,-900 mVpp) DC coupled

Eye Diagram Performance (cont.)



Test board measurement
VEE: -5.2 V RZ input rate: 4.1 GHz
Single-ended data input
(0,-900 mVpp) DC coupled




Test board measurement
VEE: -5.2 V RZ input rate: 8.2 GHz
Single-ended data input
(0,-900 mVpp) DC coupled

Single Ended Input

1. Electrical characteristics at ambient temperature.
2. In case of single-ended inputs, the unused ones must be tied to V_{indc} which must be set close to the mean value of the used one. Increasing the clock input rate will decrease the range of the allowable V_{indc} on the unused input.
3. The graph apply to 0.9V DC coupled single ended input. Similar limitations apply at different Input V_{pp} .

Suggested VCM vs Freq (GHz) (0.9 Vpp S.E. In)




Package Drawing and Pinouts

NOTES

1. DIMENSIONS: INCHES [mm]
2. EXCEPT WHERE NOTED, TOLERANCE ON DIMENSIONS ARE: $\pm \frac{.0039}{[0.100]}$

Pinouts:

P1: N/C	P11: N/C
P2: N/C	P12: Vee
P3: N/C	P13: Vee
P4: Clk	P14: ClkD4b
P5: Clkb	P15: N/C
P6: N/C	P16: N/C
P7: Vee	P17: Vee
P8: Vee	P18: N/C
P9: ClkD2	P19: Vee
P10: ClkD4	P20: N/C



Disclaimer

DIGIMIMIC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. DIGIMIMIC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



DM4080

12.5 GHz GaAs MMIC

:2 and :4 Clock Divider

(Preliminary Information)

Application Information

CAUTION: THIS IS AN ESD SENSITIVE DEVICE

Chip carrier material should be selected to have GaAs compatible thermal coefficient of expansion and high thermal conductivity such as copper molybdenum or copper tungsten. The chip carrier should be machined, finished flat, plated with gold over nickel and should be capable of withstanding 325°C for 15 minutes.

Die attachment for power devices should utilize Gold/Tin (80/20) eutectic alloy solder and should avoid hydrogen environment for HBT devices. Note that the backside of the chip is gold plated and it is connected to RF and DC Ground.

These GaAs devices should be handled with care and stored in dry nitrogen environment to prevent contamination of bonding surfaces. These are ESD sensitive devices and should be handled with appropriate precaution including the use of wrist-grounding straps. All die attach and wire/ribbon bond equipment must be well grounded to prevent static discharges through the device.

Recommended wire bonding: for Signal input / output connections, use either 3 mils wide and 0.5 mil thick gold ribbon or a pair of 1mil diameter wires with lengths as short as practical allowing for appropriate stress relief (typically 400 +/- 100 um long). For all other connections, a single 1 mil dia wire of appropriate minimum length may be used.

Product Status Definitions

Datasheet Identification	Product Status	Definition
Advanced Information	Formative or or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. DIGIMIMIC reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. DIGIMIMIC reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not in Production	This datasheet contains specifications on a product that has been discontinued by DIGIMIMIC. The datasheet is printed for reference information only.