

(Advanced Information)

DM4033

Description


The DM4033 is a dual-independent ultra-wideband phase delay fabricated using 1-um HBT GaAs technology and is based on ECL topology to guarantee high-speed operation. The high output voltage, excellent rise and fall time, and the high eye diagram quality at data rates to 12.5 Gb/s makes the DM4033 suitable for timing adjustment in data and clock distribution at very high speed. Complex digital applications benefit from the DM4033, including clock data recovery, edge detectors, NRZ-to-RZ converters, MUX/DEMUX, and data restoration. The device features a dual delay element that provides up to 100-ps delay. Delay control can be either differential (using both VCp and VCm) or single-ended (VCm is the active control pad while VCp is shorted to VCref). The control voltage range for the delay input is from -2.2 V to -3.0 V whether the control is single-ended or differential. The device can delay NRZ streams with data rates to 12.5 Gb/s or a clock signal up to 10.7 GHz. Both inputs and outputs are DC-coupled. At the input side, internal 50-ohm resistors avoid the need for external impedance matching terminations. The DM4033 uses SCFL I/O levels and is designed so to allow for either single ended or differential data input.

Features

- ➤Ultra wideband: Up to 12.5 Gb/s NRZ
- >Dual independent cores on a single die
- ➤ Delay adjustment to 100 ps
- ▶900 mVpp single-ended output
- ▶ Jitter RMS: <1.5 ps


- ➤Output rise time (20% 80 %): <21 ps
- ➤ Output fall time (20% 80 %): <18 ps
- ≥50-ohm matched DC-coupled inputs and outputs
- ➤ Differential or single ended I/O
- >Power consumption: 1.6 W (each core)

Device Diagram



(Advanced Information)

Timing Diagram



Absolute Maximum Ratings

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameters/conditions	Min.	Max.	Units
V _{EE}	Power supply voltage	-5.5	0	V
V _{IH}	Input voltage level, high level	-1.5	1.5	٧
V _{IL}	Input voltage level, low level	-1.5	1.5	٧
VC	Delay control voltage	-5.0	0	٧
T _A	Operating temperature range – die	-15	125	°C
T _{STG}	Storage temperature	-65	150	°C

Recommended Operating Conditions

Symbol	Parameters/conditions	Min.	Тур.	Max	Units
T _A	Operating temperature range – die	0		85	°C
V _{EE}	Power supply voltage		-5		٧
VC	Delay control voltage	-3.0	-2.6	-2.2	٧
V _{IH}	Input voltage level, high level (single ended)		0.0		V
V _{IL}	Input voltage level, low level (single ended)		-0.9		V
V _{INDC}	DC input voltage (with DC-coupled input)		-0.4 5		V



(Advanced Information)


DM4033

Electrical Characteristics


1. Electrical characteristics at ambient temperature. 2. In case of singleended input the unused pin has to be tied to VINDC. 3. In case of singleended output the unused one has to be terminated via DC block plus 50 ohms to ground. 4. Refer to timing diagram. 5. On a 10.7 Gb/s PRBS pattern.

Symbol	Parameters	Min	Тур	Max	Units
V _{EE}	Power supply voltage	-4.5	-5.00	-5.25	V
V _{IH}	Input voltage level, high level (single ended)		0.0		V
V _{IL}	Input voltage level, low level (single ended)		-0.9		V
V _{INDC}	DC input voltage (with DC-coupled input) (2)		-0.45		V
V _{out}	Data output voltage amplidude (3)	0.8	0.9	1.0	V
T _R	Output rise time (20% – 80%)		20		ps
T _F	Output fall time (20% – 80%)		17		ps
TD _H	Output delay low-high transition ⁽⁴⁾		250		ps
TD_L	Output delay high-low transition ⁽⁴⁾		250		ps
T _{ADJ}	Output phase delay adjustment ⁽⁴⁾		100		ps
S ₁₁	Input return loss (up to 15 GHz)		24		dB
S ₂₂	Output return loss (up to 15 GHz)		8		dB
F _{MAX}	Maximum clock frequency		10.7		GHz
J _{p-p}	Peak-to-peak jitter ⁽⁵⁾		9		ps
J _{rms}	RMS jitter ⁽⁵⁾		1.5		ps
I _{EE}	Power supply current		642		mA
P _D	Power dissipation		3.21		W

Eye Diagram Performance



Die measurement Vee: -5.0 V Input data rate:12.5 GHz Differential data input: 0/-900 mVpp Control voltage: VCp = VCref, VCm = -2.6 V




Die measurement Vee: -5.0 V Input CLK frequency: 10.7 GHz Single-ended CLK input: +/-450 mVpp Control voltage: VCp = VCref, VCm = -2.2 to -3.0 V (accumulating)




(Advanced Information)

DM4033

Eye Diagram Performance (cont.)




Die measurement
Vee: -5.0 V
Input data rate: 12.5 GHz
Differential data input: 0/-900 mVpp
Control voltage: VCp = VCref,
VCm = -2.2 to -3.0 V (accumulating)



Die measurement
Vee: -5.0 V
Input CLK frequency: 10.7 GHz
Single-ended CLK input: +/-450 mVpp
Control voltage: VCp = VCref,
VCm = -2.2 to -3.0 V (accumulating)

Recommended Operational Setup





(Advanced Information)

DM4033


Recommended Chip Mounting

Chip size: 2650 μm ±10 μm x 2650 μm ±10 μm

Chip thickness: 104 µm ±3 µm

Pad size: 100 µm x 100 um

RF pad pitch: 150 µm




Pad Positions and Chip Dimensions

Chip size: 2650 μm ±10 μm x 2650 μm ±10 μm

Chip thickness: 104 µm ±3 µm

Pad size: 100 μm x 100 μm

RF pad pitch: 150 µm



Disclaimer

DIGIMIMIC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. DIGIMIMIC DOES NOT ASSUME ANY LIABILITY ARISING OUT O THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



(Advanced Information)

DM4033

Application Information

CAUTION: THIS IS AN ESD SENSITIVE DEVICE

Chip carrier material should be selected to have GaAs compatible thermal coefficient of expansion and high thermal conductivity such as copper molybdenum or copper tungsten. The chip carrier should be machined, finished flat, plated with gold over nickel and should be capable of withstanding 325°C for 15 minutes.

Die attachment for power devices should utilize Gold/Tin (80/20) eutectic alloy solder and should avoid hydrogen environment for HBT devices. Note that the backside of the chip is gold plated and it is connected to RF and DC Ground.

These GaAs devices should be handled with care and stored in dry nitrogen environment to prevent contamination of bonding surfaces. These are ESD sensitive devices and should be handled with appropriate precaution including the use of wrist-grounding straps. All die attach and wire/ribbon bond equipment must be well grounded to prevent static discharges through the device.

Recommended wire bonding: for Signal input / output connections, use either 3 mils wide and 0.5 mil thick gold ribbon or a pair of 1mil diameter wires with lengths as short as practical allowing for appropriate stress relief (typically 400 +/- 100 um long). For all other connections, a single 1 mil dia wire of appropriate minimum length may be used.

Product Status Definitions

Datasheet	Product Status	Definition
Identification		
Advanced Information	Formative or or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. DIGIMIMIC reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. DIGIMIMIC reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not in Production	This datasheet contains specifications on a product that has been discontinued by DIGIMIMIC. The datasheet is printed for reference information only.